We propose a logic synthesis flow which utilizes the functionality of circuit to synthesize a domino-cell network which will have more wires crosstalk-immune to each other For that purpose, techniques of output phase flipping and crosstalk-aware technology mapping are used. Meanwhile, metric to measure the crosstalk sensitivity of domino cells in synthesis level is proposed. Experimental results demonstrate that the crosstalk sensitivity of the synthesized domino-cell network is greatly reduced by 51% using our synthesis flow as compared with conventional methodology. Furthermore, after placement and routing are performed, the ratio of the number of crosstalk-immune wire pairs to the number of total wire pairs is about 25% using our methodology as compared to 9% using conventional techniques.
I. INTRODUCTION
In deep submicron (DSM) technology, coupling capacitance grows exponentially to the down-sizing of the feature size. The crosstalk effect as such will result in performance degradation and at worst will give incorrect result. Therefore, crosstalk minimization becomes an important issue today [1] .
Domino logic is a well developed circuit implementation style. As compared with the conventional CMOS implementation, domino logic has one advantage of faster speed. It is widely used in controlling logic and ALU for high performance designs. Domino logic operates in two phases: the precharge phase and the evaluation phase. In the precharge phase, output wire is precharged from low to high; while in the evaluation phase, output wire will either be discharged from high to low or remain high. Note that, once the output is discharged during evaluation, it is impossible to restore the output until next precharge phase.
The domino-cell design is especially vulnerable for crosstalk noise during evaluation phase. In the evaluation phase, if there is a phase transition in an aggressor from high to low and a victim remains high, the victim wire may be induced a signal transition from high to low due to crosstalk. Hence, the output is not correctly discharged by the victim wire.
Recently, research on crosstalk minimization focuses on optimization in physical level. The widely accepted methods are wire spacing and shielding which are considered the most effective ways to solve the crosstalk problem in domino circuit [2] . However, a lot of area overhead will be incurred
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by using these techniques. On the other hand, Im and Roy propose the placement of NMOS in each domino cell [3] so that the crosstalk effect of a domino cell can be minimized through its unique NMOS reordering technique. Ho, Chang, et al, develop a multilevel routing system to minimize crosstalk effect on the routing wires [4] . Kim, Jung, et al, suggest track assignment technique which takes crosstalk immunity into consideration [5] . Lou and Chen focus on crosstalk minimization before wire routing [6] . Ren, Pan, and Villarrubia try to extract the implicit information in advance to perform an incremental crosstalk-aware placement [7] . However, crosstalk minimization in physical level is far from proactive. The reason is that after the logic synthesis is performed, the functionalities of wires are fixed in physical level. The only option left is to identify the vulnerable wires and then to find a better placement and routing for them.
We observe that the crosstalk can be further reduced in physical level if a logic function is synthesized taking crosstalk effect into consideration. Figure 1 (b), pairs {g, l}, {j, m}, and {p, q} are crosstalk immune to each other. (The conditions for wires to be immune to each other will be presented in Section II.) From the above example, we can see that synthesis tool plays an important role in minimizing crosstalk. On the other hand, to check if two wires induce crosstalk can be accomplished only after placement and routing are performed. To synthesize a circuit taking crosstalk into consideration, we must be able to accurately predict the wire adjacency of a layout in synthesis level.
For that purpose, we develop a cost function to predict wire adjacency in synthesis level and propose two techniques to synthesize a crosstalk-aware network. The first technique is used before technology mapping to construct a crosstalkaware AND-OR network. The second technique is used for a crosstalk-aware technology mapping for domino cell. With a crosstalk-aware synthesized network, later placement and routing will have a better starting point.
The rest of the paper is organized as follows. The preliminary is given in Section II. Section III presents our observations and cost function to reduce crosstalk effect. The OBSv = {I C PI E (1) (1) SATva ={I C RI |(Gv(I) = 0) (Ga (I) = 1)} , (2) where Gv(I) is the function of wire v, Ga (I) is the function of wire a, and I is a primary input pattern. Definition 2.3: (CT-immune): A victim wire v is crosstalk immune or CT-immune to its adjacent aggressor wire a if there exists no input pattern which satisfies both satisfiability and observability. It can be formulated as
The satisfiability is a necessary condition to setup the crosstalk error in the victim, while the observability is a necessary condition to observe the crosstalk error in the victim at the output. Both satisfiability and observability are necessary criteria to induce and propagate the crosstalk error to the primary outputs. If any one of the above conditions does not hold, the crosstalk effect of an aggressor, a, to a victim, v, can be ignored.
We take the domino network in Figure 1 The error, caused by p, of wire q will not be observed, since the output of E', s, is evaluated to 1 due to p = 1. Thus, q is CT-immune to p. Similarly, the error, caused by q, of wire p will also not be observed. Therefore, both p and q are CT-immune to each other.
III. RELATIONS OF WIRE ADJACENCY IN PHYSICAL LEVEL AND I/O OF MAPPED CELL IN SYNTHESIS LEVEL
As pointed out in Introduction, a synthesis tool plays an important role in reducing crosstalk. However, to check if two wires induce crosstalk can be accomplished only after placement and routing are performed. To synthesize a circuit taking crosstalk into consideration, we must develop a useful cost function in synthesis level which accurately predicts wire adjacency of the final layout in physical level. In this section, we will first discuss the relations of wire adjacency and I/O of mapped domino cell in subsection III.A. Then, in subsection III.B, we will show that inputs to OR gate are CT-immune to each other in synthesis level. Finally, in subsection III.C, we develop our cost function for technology mapping based on the results in subsection III.A and III.B.
(1) l-- [12] . After that, we perform placement and routing for these circuits using Dragon [13] and Multilevel Router [14] . Finally, pairs of adjacent wires in each layout are extracted to check if they are I/O signals to the same mapped domino cell. Since the crosstalk error will not be propagated to primary output unless both the satisfiability and observability hold, we can exploit this property for crosstalk reduction.
Therefore, we should take advantage of OR gate network to synthesize a domino logic with more wires which are CTimmune to each other.
C. Cost function for crosstalk in technology mapping
To model the relationship of crosstalk effect between each wire, one commonly used method is the 0-1 sensitivity matrix [5] [15] [16] . A 0-1 sensitivity matrix is an n by n matrix consisting of 0 and 1. In the matrix, the element sij is 0 if the phase transition of wire i and wire j do not affect each other; otherwise sij is 1. A Boolean network with more 0 in its sensitivity matrix means that there are more CT-immune wires in that circuit. Although the immunity relationship between every pair of signals can be represented in sensitivity matrix, a lot of information contained in sensitivity matrix is redundant and irrelevant. The reason is that the most serious crosstalk effect occurs only between neighboring wires shown in Table I instead of every pair of wires in the whole circuit.
Based on our observations presented in subsection III.A and III.B, we develop a new sensitivity metric for synthesis level optimization. Our metric is developed based on the observation where I/O of a mapped cell is more likely to be routed in the same neighborhood. Therefore, we will focus on the crosstalk effect within each individual domino cell rather than the whole Boolean network in synthesis level.
By using the concept of crosstalk immunity in OR network which is discussed in Section 3.B, we define the sensitivity of each domino cell in the following. large Sen(dci) tends to be more sensitive to the crosstalk effect.
Taking the cell G in Figure 2 as To check if our metric is indeed a reasonable measurement, we compare the two measurements, 0-1 sensitivity matrix and our crosstalk sensitivity metric, for domino cells. We take Figure 3 Our crosstalk-aware domino logic synthesis flow is conducted in five steps as shown in Figure 4 . First, we apply multi-level technology independent logic optimization using SIS [11] by a standard script [17] . After that, we transform binate functions into unate functions with minimized node duplications [8] . Based on our observations in Section IIIB, we then select the output phases of the functions using DeMorgan's law to maximize the number of OR nodes. Additionally, the Boolean network is decomposed into 2-input AND nodes and 2-input OR nodes. Finally, a bottom-up parameterized technology mapping [12] [17] with crosstalkaware consideration is performed. The details of step 3, Output Phase Selection, and step 5, Parameterized Technology Mapping, are described in the following. Hence, to perform output phase selection, we group outputs, which have common internal nodes, into one set [18] . After grouping, all primary outputs are separated into several independent sets. The outputs within a set are dependent to each other; the sets themselves are independent. For those outputs in one set, their polarities must be assigned the same. This is to prevent network from duplicating extra nodes during output phase selection. Once the outputs are separated into different independent sets, we compare the number of AND nodes and the number of OR nodes in each output set. For those sets which have more AND nodes than OR nodes, we apply the aforementioned phase flipping technique to generate a complemented Boolean network. The procedure of output phase selection is drawn in Figure 5 .
By means of this technique, we can represent the Boolean functions with more OR nodes than AND nodes without any duplication overhead. The time complexity of our output phase selection is, O(X N), where X is the number of primary outputs and N is the total number of internal nodes.
C. Parameterized technology mapping
Technology mapping is the final step of logic synthesis to combine the optimized logic function with the process technology. Unlike traditional standard-cell CMOS design which uses a number of CMOS cells of a given cell library, the domino cell technology mapping synthesizes various types of cells on the fly. We use the parameterized technology mapping [17] to preserve the flexibility of implementing domino cells. The constraints in the mapping process are set to be the number of transistors in serial and the number of transistors in parallel for each mapped domino cell. To map a Boolean function into domino cells, the dynamicprogramming-based bottom-up construction method [12] is used. Instead of minimizing area only, we introduce a new cost function taking sensitivity into consideration. The cost function of a domino cell, dci, is defined as, Cost(dci) = a Area(dci) + Qi Sen(dci) .
(6) In Equation (6), Area(dci) represents the area of the domino cell in terms of the number of transistors. Sen(dci) is the cell sensitivity discussed in Section III. Cell cost of a domino cell is a weighted sum of the area and sensitivity of the cell. The factors a and Q are weighted coefficients to reflect the importance between circuit area size and crosstalk effect.
V. EXPERIMENTAL RESULTS
The algorithm proposed in Section 4 is implemented as a software tool, TM-C, using C. The dynamic-programmingbased domino technology mapping algorithm proposed by Zhao and Sapatnekar is also implemented to generate area minimized domino circuits [12] . Our experiment is performed on SUN-Blade2500 with 4 gigabytes of memory. The software platform is based upon SIS [11] . MCNC benchmark suite is used in our experiments. The experiment is conducted to generate a domino circuit with minimum crosstalk effect. The constraints of both the number of transistors in serial and the number of transistors in parallel for a domino cell are set to 4. All benchmark circuits are first technology independently optimized as initials using the standard script provided by SIS [11] . Then, the optimized networks are technology mapped by the algorithm proposed in [12] and by TM-C.
The experimental results are shown in Table II, and  Table III . The column labeled [12] is the result of mapped domino circuits with minimized area. Column TM-C is the result of the circuits synthesized using our proposed flow, where both output phase selection and crosstalk-aware cost function for technology mapping are used.
In Table II , we compare the sensitivity of the circuits synthesized by the algorithm proposed in [12] and by TM-C. Column Rsensitivity is the ratio of average sensitivity of circuits synthesized by the algorithm proposed in [12] to that of circuits synthesized by TM-C. From Table II, we can see that the cell sensitivity is greatly reduced after using output phase selection and crosstalk-aware technology mapping cost function. In average, the cell sensitivity of the circuits synthesized by TM-C is reduced to 48.4% as compared to that of the circuits synthesized by the algorithm proposed in [12] .
To understand if our synthesis tool can indeed reduce the crosstalk sensitivity in physical level, we perform placement and routing for all benchmark circuits. The experiment is conducted as follows. The networks are first technology mapped to domino cells by the algorithm proposed in [12] and by our mapper, TM-C. Then, Dragon [13] and Multilevel Router [14] are applied to perform cell placement and wire routing, respectively. Finally, pairs of adjacent wires are extracted to check their crosstalk immunity. Table III shows the result of crosstalk immunity. Column Imm Adj is the number of CT-immune wire pairs. Column Tot Adj is the number of total adjacent wire pairs. Column Immunity is the ratio of CT-immune wire pairs to the total number of adjacent wire pairs. We can see from the table, by means of using our crosstalk reduction techniques, the ratio of the number of CT-immune wire pairs to the number of total wire pairs is about 25% using our methodology as compared to 9% using area minimization algorithm. This demonstrates that our techniques are indeed effective.
VI. CONCLUSION
We have proposed a synthesis flow to minimize crosstalk for domino circuits. Output phase selection for independent sets is used to generate a Boolean network with more OR nodes. To precisely measure the crosstalk effect on domino cells, cell sensitivity is used as a metric for crosstalk minimization during technology mapping. The experimental results demonstrate that our synthesis methodology can greatly reduce the crosstalk effect by 51% in logic synthesis level as compared with conventional methodology. After placement and routing are performed, the ratio of the number of CT-immune wire pairs to the number of total wire pairs is about 25% using our methodology as compared to 9% using conventional techniques.
